Abstract-Sakurai-Newton (SN) delay metric [1] is a widely used closed form delay metric for CMOS gates because of simplicity and reasonable accuracy. Nevertheless it can be shown that the SN metric fails to provide high accuracy and fidelity when CMOS gates operate at low supply voltages. Thus it may not be applicable in many low power applications with voltage scaling. In this paper, we propose a new closed form delay metric based on the centroid of power dissipation. This new metric is inspired by our key observation and theoretic proof that the SN delay is indeed Elmore delay, which can be viewed as the centroid of current. Our proposed metric has a very high correlation coefficient (≥ 0.98) when correlated with the actual delays got from the HSPICE simulations. Such high correlation is consistent across all major process technologies. In comparison, the SN metric has a correlation coefficient between (0.70, 0.90) depending upon the technology and the CMOS gate, and it is less accurate for lower supply voltages. Since our proposed metric has high fidelity across a wide range of supply voltages yet a simple closed form, it will be very useful to guide low voltage and low power designs.
I. INTRODUCTION
Accurate yet efficient delay modeling is important to guide design optimization, such as transistor and gate sizing, interconnect optimization, placement, and routing. Closed form delay equations with high accuracy is desirable since they are efficient and easy to implement. The alternative to the closed form delay metrics are the lookup tables. The lookup tables though accurate are less attractive since they are computationally expensive to use within an optimization loop and provide little insight [2] . The delay modeling consists of two distinct components, the gate and the interconnect delay modeling.
In the literature, significant amount of work has been devoted to interconnect delay characterization. The interconnects are often modeled as RC trees. The widely used Elmore delay is the first moment of the impulse response of the RC tree [3] . To improve the accuracy of the Elmore delay, models based on the higher order moment matching AWE [4] have been proposed. But AWE is expensive to use in optimization since it lacks closed-form expression. To improve the accuracy of Elmore delay and retain its simplicity, several works have proposed delay models that are functions of the higher moments of the impulse response of the RC tree [2] , [5] , [6] . Another fast approach is the matching the moments of the impulse response to a Probability Density Function (PDF) [7] - [10] .
In the literature, the gate delay characterization has received lesser attention compared to the interconnect delay characterization. The Sakurai-Newton (SN) delay approximation [1] is a widely used closed-form delay metric for the CMOS gates because of simplicity and reasonable accuracy. Nevertheless the SN metric lacks accuracy when the CMOS gates operate at low supply voltages [11] . But for the nanometer SoC designs, delay modeling needs to address the heterogeneous nature, such as voltage scaling/voltage islands. Thus the delay model needs to be robust across a wide range of operating scenarios.
In this paper, we propose a new, robust closed form gate delay metric based on the centroid of power dissipation. This new model is inspired by our key observation and theoretic proof that the SN metric can be viewed as the centroid of current dissipated by the gate. The proposed metric has a very high correlation coefficient (≥ 0.98) when correlated with the actual delays got from the HSPICE simulations. Such high correlation is consistent across all major process technologies. In comparison, the SN metric has a correlation coefficient between (0.70, 0.90) depending upon the technology and the CMOS gate, and it is less accurate for lower supply voltages. Since our proposed metric has high fidelity across a wide range of supply voltages yet a simple closed form, it will be very useful to guide low voltage and low power designs.
To summarize, we make the following contributions:
• We show that the Elmore delay can be expressed as the centroid of current dissipated.
• We prove that the SN delay approximation is the exact Elmore delay of a CMOS gate.
• We propose a high fidelity closed form metric for the delay of a CMOS gate based on the centroid of the power dissipated by the gate.
The rest of the paper is organized as follows. Section II presents the Sakurai and Newton approximation to the delay. Section III provides the background for the Elmore delay which leads to the proof that the SN delay approximation is the exact Elmore delay of a CMOS gate. In Section IV, we propose a new closed form formula inspired by our observation that the SN delay can be viewed as the centroid of current. The experimental results are presented in Section V, followed by conclusion in Section VI.
II. SAKURAI-NEWTON DELAY APPROXIMATION
The Shockley model for MOSFET [12] fails in the shortchannel region because it neglects the velocity saturation effects. Sakurai and Newton proposed a model that takes into account the short-channel behavior while retaining the simplicity of the Shockley model [1] , [13] . They modified the quadratic dependence of the drain current on the driving voltage to a α-power dependence, where 1 ≤ α ≤ 2 is the called the velocity saturation index.
The drain current i D according to [1] is,
where
where µ n is the mobility of electrons and C ox is the oxide capacitance.
• V DSSAT determines the boundary between linear and saturation regions when v GS = V DD . For the delay approximation of the CMOS inverter, we assume a step input to the inverter. Thus we are finding out the inherent delay of the gate ignoring the finite rise time of the input. The delay due to finite rise time can be incorporated using techniques such as PERI [14] .
Since we assume a step input, the drain current equation in (1) simplifies to,
is the boundary between linear and saturation regions under step input.
The main assumption in the delay approximation is that a constant saturation current I D0 discharges the output voltage
Note that this metric is an approximation to the delay since the transistor is assumed to be in saturation from
The assumption is weak, since under the step input the transistor is in saturation region only from
to 0, the transistor is in linear region. In this paper, we model the transistor operating in saturation and linear regions as a nonlinear resistor R [11] . Thus the inverter can be modeled as an RC circuit [15] as shown in Figure 1 . For an RC tree, the Elmore delay is an upper bound on the actual delay for any input waveform [16] . The theory behind the Elmore delay is discussed in the next section.
The RC model of an inverter. Note that R is a nonlinear resistor modeling transistor and C L is the load capacitance seen by the inverter.
III. CENTROID OF CURRENT BASED DELAY
In this section, we first show that the Elmore delay of a CMOS gate is the centroid of current dissipated by it. Then we prove that the SN metric is the exact Elmore delay of the CMOS gate. This key observation will inspire us to propose a new delay metric in Section IV.
Lemma 1. The Elmore delay of a CMOS gate is the centroid of the current dissipated by it when it is switching.
Proof. The Elmore delay is defined as the centroid of the impulse response h(t) of the system [17] . The centroid x c of the function f (x) is defined as,
Thus the Elmore delay is given by,
h(t)dt = 1 for RC circuits with monotonic response [17] we can write (4) as,
Let H(s) denote the Laplace transform of h(t). The transfer function H(s)
is defined as the ratio of output to input voltages [18] . Since we assume a step input, the transfer function reduces to,
We apply the Inverse Laplace transform to get the impulse response, h(t) = dvDS dt . We know that the current discharged through the capacitor,
Hence under the RC model with the assumption of step input,
Thus the Elmore delay is shown as the centroid of the area under the current discharged through the load capacitor.
We can now show the following result.
Theorem 1. The Sakurai-Newton delay approximation is the exact Elmore delay of the CMOS gate under the following conditions: (i) A step input is applied;
(ii) The CMOS gate is modeled as an RC circuit.
Proof. We provide the proof when the gate is discharging. The proof is similar when the gate is charging. The input and output voltage waveforms associated with the discharging inverter are shown in Figure 2 . When a rising step input (v GS = V DD u(t)) is applied to the inverter, the NMOS is on while the PMOS is off. The NMOS operates in the saturation region when the output discharges from v DS = V DD to (V DD − V T ) and it operates in the linear region when the output discharges from v DS = (V DD − V T ) to 0. The time taken by the output v DS to reach (V DD − V T ) is denoted as t sat , the time at which the NMOS transistor switches from saturation to linear region of operation.
The Elmore delay integral in (7) can be written as,
To evaluate (8), we need closed form expressions for i DSAT , i DLIN , and t sat . When the NMOS is saturated, the output voltage v DS decreases linearly from V DD to (V DD − V T ), shown as s in Figure 2 . The decrease is linear because the current is a constant during that period which is given by,
When the output voltage v DS goes below (V DD − V T ), the NMOS enters the linear region of operation, shown as l in Figure 2 . The current in the linear region can be written as, Fig. 3 . RC model with discharging current as a controlled current source.
is the resistance through which we discharge the load capacitor C L as shown in Figure 3 .
Thus the current during the linear region of operation can be written as,
Finally we need t sat , the time at which the NMOS switches from saturation to the linear region. Applying Kirchhoff current law to the output in Figure 3 ,
On integrating and simplifying we get,
Substituting the unknowns in (8) , and evaluating the integrals we get,
which is the same as (3). Thus the SN delay approximation is the exact Elmore delay of the CMOS gate.
In the nanometer regimes, the velocity saturation constant α ≈ 1. Thus (12) can be rewritten as,
The SN metric (13) fails to track the delay when the supply voltages are low [11] . Taur and Ning [11] presented a simple curve fitting metric that works across a wide range of voltages. The Taur-Ning (TN) delay metric is given by,
where 0.7 is a numerical fitting parameter. The TN metric suffers from the drawback of having high absolute errors compared to the actual HSPICE delays. This is further discussed in Section V. Another drawback is that it is applicable only when VT VDD ≤ 0.5 [11] . This means it may not be applied to very low V DD designs.
IV. CENTROID OF POWER BASED DELAY
In this section, we derive a new metric based on the centroid of power (CP) which overcomes the drawbacks of the SN and TN delay metrics.
The SN metric can roughly be thought of as a charge based delay since we integrate over current. The centroid of power can be thought of as an energy based delay since we integrate over power. The delay obtained by taking the centroid of the power at the output can be written as,
Since the NMOS transistor is operating in two different regions namely saturation and linear regions, (15) can be written as,
which can be simplified to,
The correlation between the centroid of power (CP) delay metric and the HSPICE delay values is better than the correlation between the SN delay metric and the HSPICE delay values. The correlation attains near perfection with a modification in the Taur-Ning spirit.
We found out empirically that 1 (VDD −VT ) 2 tracks the delay better than
DD in the denominator of (16), we get the modified centroid of power (CPM) metric,
The correlation between the CPM delay metric and the HSPICE delay values is almost perfect. Also, the absolute error between the CPM metric and the HSPICE delay values reduces significantly compared to the other metrics discussed in this paper. A possible reason for this near perfect tracking of delay is that the gate overdrive is proportional to (V DD − V T ) and not to V DD . An alternative way to reason about this is the fact that 
V. EXPERIMENTAL RESULTS
We used the Berkeley Predictive Technology Model [19] for our simulations. The simulations were run on the INV, NAND2, NOR2, XOR2 gates for their worst case input. The load capacitance C L was varied from 20f F to 50f F . The supply voltage V DD was varied from 2 × V T 0 to 6 × V T 0 . The threshold voltage V T 0 was varied within ±10% of its original value. The simulations were run on 45nm, 65nm, and 100nm technologies. Thus nearly 200 simulations were run on each gate for a given technology under its worst case input. In Figure 4 , the CMOS gates operate under nominal supply voltages, V DD = 4 × V T 0 to 6 × V T 0 all the delay metrics correlate to HSPICE reasonably well. However, when the supply voltage drops below V DD = 4 × V T 0 , only the CPM metric is able to track the delay well shown in Figure 5 . The data is taken for an inverter in 65nm technology by varying the supply voltage V DD from 2 × V T 0 to 6 × V T 0 and fixing the other circuit parameters.
The data obtained from other gates across various technologies and circuit parameters such V DD and V T have similar results to Figure 5 . There are two things to note in this figure: 1) The correlation measures the relative error. Intuitively, the relative error gives an estimate of how close the shape of the predicted delay curve is with the actual delay obtained from HSPICE simulations.
2) The estimation error gives the absolute difference between the predicted delay and the actual delay obtained from HSPICE simulations. To visualize the performance of delay metrics with respect to the above two characteristics we use the scatter plot. The scatter plot of different delay metrics versus the actual delay values for INV in 65nm technology is shown in Figure 6 .
The data points are obtained by varying different circuit parameters. We fitted a line through the data points to find out the constant of proportionality in the delay metrics. Then we find the estimation error between the fitted line and the HSPICE delay values. The correlation is shown as corrcoef and the estimation error is shown as 'Average error' in the scatter plot. From the scatter plot it is clear that the CPM delay metric has the highest correlation and the lowest estimation error among all the delay metrics. Table I summarizes the correlation coefficient of different delay metrics for various gates across the technologies. The correlation was taken between the actual HSPICE delays and the delay metric. From the table, we observe that the correlation coefficient of the CPM metric is consistently greater than 0.98, which is not exhibited by the other delay metrics. The estimation errors are tabulated in Table II . The values listed in the table are the average of the estimation errors.
VI. CONCLUSION
In this paper, we proposed a new closed form delay metric based on the modified centroid of power dissipated. This new metric is inspired by our key observation that the SN delay can be viewed as the centroid of current. We also provide a theoretic proof that the SN delay is the Elmore delay of a CMOS gate when a gate is modeled as an RC circuit. The delay due to finite rise time can be incorporated using techniques such as PERI [14] .
Our proposed metric has a very high correlation coefficient (≥ 0.98) when correlated with the actual delays got from the HSPICE simulations. Such high correlation is consistent across all major process technologies. The new metric is both simple and inexpensive to use as compared to the other metrics proposed in the literature. We anticipate its use in low voltage circuits and in the inner optimization of physical design tools where it is necessary to obtain quick and relatively accurate delay estimates.
